PCIe, part 4: the physical layer (1) — Shengyi Wei
hard-won.github.io · saved by 1 readers
Notes on the PCIe physical layer: the logical and electrical sub-blocks, links and lanes, slot pinout, link serialisation, LFSR scrambling, and the encoding schemes.